

FIG. 1

202




FIG. 2





FIG. 3A






FIG. 3C




FIG. 3D




FIG. 3E




FIG. 3F




FIG. 3G




FIG. 3H




FIG. 4A




FIG. 4B





FIG. 5






FIG. 7




FIG. 8A




FIG. 8B




FIG. 9




FIG. 10

318-1





FIG. 11 Timing Recovery






FIG. 15B





FIG. 15D



Note: Clock speed for this processor is f_g/M , for example if $f_g=3.125$ GHz and $M=8$, the clock speed is 390.0625 MHz

FIG. 16 Systolic Implementation of Rooted Trellis Computation




FIG. 17 Overall Block Diagram of Parallel Viterbi Processor




FIG. 18